

FIGURE 1






FIGURE 4

FIGURE 2


Top Level Floorplan





**FIGURE 3**

FIGURE 5








FIGURE 6




**FIGURE 7**


**FIGURE 8**




**FIGURE 9**



**FIGURE 10**



**FIGURE 11**






FIGURE 12

32

8K




FIGURE 13A

8Kx32

16

16K




FIGURE 13B

16Kx16

8

32K



FIGURE 13C

32Kx8




Figure 14

1500





FIGURE 15.




Figure 16




FIGURE 17




FIGURE 18

# Timing Diagram for Dual Port SRAM




Figure 19

# UML Sequence Diagram




FIGURE 20

# DATA TRANSFER




Figure 21





Figure 22

Figure 23






FIGURE 24

2500




FIGURE 25